Back to index

cell-binutils  2.17cvs20070401
x86-64-rep.d
Go to the documentation of this file.
00001 #objdump: -dw
00002 #name: x86-64 rep prefix
00003 
00004 .*: +file format .*
00005 
00006 Disassembly of section .text:
00007 
00008 0+ <_start>:
00009    0:  f3 6c[        ]+rep insb \(%dx\),%es:\(%rdi\)
00010    2:  f3 6e[        ]+rep outsb %ds:\(%rsi\),\(%dx\)
00011    4:  f3 a4[        ]+rep movsb %ds:\(%rsi\),%es:\(%rdi\)
00012    6:  f3 ac[        ]+rep lods %ds:\(%rsi\),%al
00013    8:  f3 aa[        ]+rep stos %al,%es:\(%rdi\)
00014    a:  f3 a6[        ]+repz cmpsb %es:\(%rdi\),%ds:\(%rsi\)
00015    c:  f3 ae[        ]+repz scas %es:\(%rdi\),%al
00016    e:  66 f3 6d[     ]+rep insw \(%dx\),%es:\(%rdi\)
00017   11:  66 f3 6f[     ]+rep outsw %ds:\(%rsi\),\(%dx\)
00018   14:  66 f3 a5[     ]+rep movsw %ds:\(%rsi\),%es:\(%rdi\)
00019   17:  66 f3 ad[     ]+rep lods %ds:\(%rsi\),%ax
00020   1a:  66 f3 ab[     ]+rep stos %ax,%es:\(%rdi\)
00021   1d:  66 f3 a7[     ]+repz cmpsw %es:\(%rdi\),%ds:\(%rsi\)
00022   20:  66 f3 af[     ]+repz scas %es:\(%rdi\),%ax
00023   23:  f3 6d[        ]+rep insl \(%dx\),%es:\(%rdi\)
00024   25:  f3 6f[        ]+rep outsl %ds:\(%rsi\),\(%dx\)
00025   27:  f3 a5[        ]+rep movsl %ds:\(%rsi\),%es:\(%rdi\)
00026   29:  f3 ad[        ]+rep lods %ds:\(%rsi\),%eax
00027   2b:  f3 ab[        ]+rep stos %eax,%es:\(%rdi\)
00028   2d:  f3 a7[        ]+repz cmpsl %es:\(%rdi\),%ds:\(%rsi\)
00029   2f:  f3 af[        ]+repz scas %es:\(%rdi\),%eax
00030   31:  f3 48 a5[     ]+rep movsq %ds:\(%rsi\),%es:\(%rdi\)
00031   34:  f3 48 ad[     ]+rep lods %ds:\(%rsi\),%rax
00032   37:  f3 48 ab[     ]+rep stos %rax,%es:\(%rdi\)
00033   3a:  f3 48 a7[     ]+repz cmpsq %es:\(%rdi\),%ds:\(%rsi\)
00034   3d:  f3 48 af[     ]+repz scas %es:\(%rdi\),%rax
00035   40:  67 f3 6c[     ]+rep addr32 insb \(%dx\),%es:\(%edi\)
00036   43:  67 f3 6e[     ]+rep addr32 outsb %ds:\(%esi\),\(%dx\)
00037   46:  67 f3 a4[     ]+rep addr32 movsb %ds:\(%esi\),%es:\(%edi\)
00038   49:  67 f3 ac[     ]+rep addr32 lods %ds:\(%esi\),%al
00039   4c:  67 f3 aa[     ]+rep addr32 stos %al,%es:\(%edi\)
00040   4f:  67 f3 a6[     ]+repz addr32 cmpsb %es:\(%edi\),%ds:\(%esi\)
00041   52:  67 f3 ae[     ]+repz addr32 scas %es:\(%edi\),%al
00042   55:  67 66 f3 6d[  ]+rep addr32 insw \(%dx\),%es:\(%edi\)
00043   59:  67 66 f3 6f[  ]+rep addr32 outsw %ds:\(%esi\),\(%dx\)
00044   5d:  67 66 f3 a5[  ]+rep addr32 movsw %ds:\(%esi\),%es:\(%edi\)
00045   61:  67 66 f3 ad[  ]+rep addr32 lods %ds:\(%esi\),%ax
00046   65:  67 66 f3 ab[  ]+rep addr32 stos %ax,%es:\(%edi\)
00047   69:  67 66 f3 a7[  ]+repz addr32 cmpsw %es:\(%edi\),%ds:\(%esi\)
00048   6d:  67 66 f3 af[  ]+repz addr32 scas %es:\(%edi\),%ax
00049   71:  67 f3 6d[     ]+rep addr32 insl \(%dx\),%es:\(%edi\)
00050   74:  67 f3 6f[     ]+rep addr32 outsl %ds:\(%esi\),\(%dx\)
00051   77:  67 f3 a5[     ]+rep addr32 movsl %ds:\(%esi\),%es:\(%edi\)
00052   7a:  67 f3 ad[     ]+rep addr32 lods %ds:\(%esi\),%eax
00053   7d:  67 f3 ab[     ]+rep addr32 stos %eax,%es:\(%edi\)
00054   80:  67 f3 a7[     ]+repz addr32 cmpsl %es:\(%edi\),%ds:\(%esi\)
00055   83:  67 f3 af[     ]+repz addr32 scas %es:\(%edi\),%eax
00056   86:  67 f3 48 a5[  ]+rep addr32 movsq %ds:\(%esi\),%es:\(%edi\)
00057   8a:  67 f3 48 ad[  ]+rep addr32 lods %ds:\(%esi\),%rax
00058   8e:  67 f3 48 ab[  ]+rep addr32 stos %rax,%es:\(%edi\)
00059   92:  67 f3 48 a7[  ]+repz addr32 cmpsq %es:\(%edi\),%ds:\(%esi\)
00060   96:  67 f3 48 af[  ]+repz addr32 scas %es:\(%edi\),%rax
00061 #pass