Back to index

cell-binutils  2.17cvs20070401
vfp-neon-overlap.d
Go to the documentation of this file.
00001 # name: VFP/Neon overlapping instructions
00002 # as: -mfpu=vfp
00003 # objdump: -dr --prefix-addresses --show-raw-insn
00004 
00005 .*: +file format .*arm.*
00006 
00007 Disassembly of section .text:
00008 0[0-9a-f]+ <[^>]+> ec410b10        vmov   d0, r0, r1
00009 0[0-9a-f]+ <[^>]+> ec410b10        vmov   d0, r0, r1
00010 0[0-9a-f]+ <[^>]+> ec510b10        vmov   r0, r1, d0
00011 0[0-9a-f]+ <[^>]+> ec510b10        vmov   r0, r1, d0
00012 0[0-9a-f]+ <[^>]+> ec900b09        fldmiax       r0, {d0-d3}
00013 0[0-9a-f]+ <[^>]+> ed300b09        fldmdbx       r0!, {d0-d3}
00014 0[0-9a-f]+ <[^>]+> ec800b09        fstmiax       r0, {d0-d3}
00015 0[0-9a-f]+ <[^>]+> ed200b09        fstmdbx       r0!, {d0-d3}
00016 0[0-9a-f]+ <[^>]+> ed900b00        vldr   d0, \[r0\]
00017 0[0-9a-f]+ <[^>]+> ed900b00        vldr   d0, \[r0\]
00018 0[0-9a-f]+ <[^>]+> ed800b00        vstr   d0, \[r0\]
00019 0[0-9a-f]+ <[^>]+> ed800b00        vstr   d0, \[r0\]
00020 0[0-9a-f]+ <[^>]+> ec900b08        vldmia r0, {d0-d3}
00021 0[0-9a-f]+ <[^>]+> ec900b08        vldmia r0, {d0-d3}
00022 0[0-9a-f]+ <[^>]+> ed300b08        vldmdb r0!, {d0-d3}
00023 0[0-9a-f]+ <[^>]+> ed300b08        vldmdb r0!, {d0-d3}
00024 0[0-9a-f]+ <[^>]+> ec800b08        vstmia r0, {d0-d3}
00025 0[0-9a-f]+ <[^>]+> ec800b08        vstmia r0, {d0-d3}
00026 0[0-9a-f]+ <[^>]+> ed200b08        vstmdb r0!, {d0-d3}
00027 0[0-9a-f]+ <[^>]+> ed200b08        vstmdb r0!, {d0-d3}
00028 0[0-9a-f]+ <[^>]+> ee300b10        vmov\.32      r0, d0\[1\]
00029 0[0-9a-f]+ <[^>]+> ee300b10        vmov\.32      r0, d0\[1\]
00030 0[0-9a-f]+ <[^>]+> ee100b10        vmov\.32      r0, d0\[0\]
00031 0[0-9a-f]+ <[^>]+> ee100b10        vmov\.32      r0, d0\[0\]
00032 0[0-9a-f]+ <[^>]+> ee200b10        vmov\.32      d0\[1\], r0
00033 0[0-9a-f]+ <[^>]+> ee200b10        vmov\.32      d0\[1\], r0
00034 0[0-9a-f]+ <[^>]+> ee000b10        vmov\.32      d0\[0\], r0
00035 0[0-9a-f]+ <[^>]+> ee000b10        vmov\.32      d0\[0\], r0