Back to index

cell-binutils  2.17cvs20070401
v850e1.d
Go to the documentation of this file.
00001 #objdump: -dr --prefix-addresses --show-raw-insn
00002 #name: V850E1 instruction tests
00003 #as: -mv850e1
00004 
00005 # Test the new instructions in the V850E1 processor
00006 
00007 .*: +file format .*v850.*
00008 
00009 Disassembly of section .text:
00010 0x0+00 e0 0f 42 13 [        ]*bsh  r1, r2
00011 0x0+04 e0 1f 40 23 [        ]*bsw  sp, gp
00012 0x0+08 05 02  [      ]*callt       5
00013 0x0+0a e8 3f e4 00 [        ]*clr1 r7, r8
00014 0x0+0e f6 17 14 1b [        ]*cmov nz, -10, r2, sp
00015 0x0+12 e1 17 34 1b [        ]*cmov nz, r1, r2, sp
00016 0x0+16 e0 07 44 01 [        ]*ctret       
00017 0x0+1a e0 07 46 01 [        ]*dbret       
00018 0x0+1e 40 f8  [      ]*dbtrap      
00019 0x0+20 4e 06 00 80 [        ]*dispose     7, {r24}, r0
00020 0x0+24 4e 06 05 70 [        ]*dispose     7, {r25 - r27}, r5
00021 0x0+28 e1 17 c0 1a [        ]*div  r1, r2, sp
00022 0x0+2c e4 2f 80 32 [        ]*divh gp, r5, r6
00023 0x0+30 e7 47 82 4a [        ]*divhu       r7, r8, r9
00024 0x0+34 ea 5f c2 62 [        ]*divu r10, r11, r12
00025 0x0+38 e0 6f 44 73 [        ]*hsw  r13, r14
00026 0x0+3c a1 17 0d 00 [        ]*ld.bu       13\[r1\],r2
00027 0x0+40 e3 27 11 00 [        ]*ld.hu       16\[sp\],gp
00028 0x0+44 21 06 78 56 34 12 [  ]*mov  0x12345678, r1
00029 0x0+4a e5 17 40 1a [        ]*mul  5, r2, sp
00030 0x0+4e e1 17 20 1a [        ]*mul  r1, r2, sp
00031 0x0+52 e4 2f 22 32 [        ]*mulu gp, r5, r6
00032 0x0+56 e3 2f 46 32 [        ]*mulu 35, r5, r6
00033 0x0+5a ea 4f e2 00 [        ]*not1 r9, r10
00034 0x0+5e a8 07 01 80 [        ]*prepare     {r24}, 20
00035 0x0+62 a8 07 03 70 [        ]*prepare     {r25 - r27}, 20, sp
00036 0x0+66 e1 4f e0 00 [        ]*set1 r9, r1
00037 0x0+6a ea 47 00 02 [        ]*sasf nz, r8
00038 0x0+6e 60 20  [      ]*sld.bu      0\[ep\],gp
00039 0x0+70 77 28  [      ]*sld.hu      14\[ep\],r5
00040 0x0+72 a1 00  [      ]*sxb  r1
00041 0x0+74 e2 00  [      ]*sxh  r2
00042 0x0+76 ff 07 e6 00 [        ]*tst1 r0, lp
00043 0x0+7a 83 00  [      ]*zxb  sp
00044 0x0+7c c4 00  [      ]*zxh  gp